Site Logo Home
 
rOm
Quest
Glossary
 
Random
Page
Search
Site
Lush
Sim
Class
Subject
Images
 
Help
FAQ
Sign
Up
Log
In
A Level     Logic     >Tristate<    

Logic Tristate


Site for Eduqas/WJEC - Go to the AQA site.

  A Level    Tristate Logic  0 of 0    Question 318    Sub-systems 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set  Questions 0 to 0   -->  View All  

The Bus

This is a collection of wires (often 4, 8, 16, 32, 64 or 128). These wires are used to interconnect all the devices within a computer. This approach greatly reduces the complexity and amount of wiring needed. Many devices share the same bus instead of each device having its own wiring. To make this work, tristate logic is needed.

Tristate Logic

TristateLatch.gif

Tristate Logic used for BUS Sharing

Tristate Buffer

Bus Contention

Microcontroller I/O Ports

This is the circuit showing two tristate buffers. Only one is ever active. In this way data can flow in or out but never at the same time.

Tristate Input or Output

Subject Name     Level     Topic Name     Question Heading     First Name Last Name Class ID     User ID    

fff
Home
<<<
ppw
Pg Up
<<
ppp
Up
<
|||

>|<
nnn
Down
>
nnw
Pg Down
>>
lll
End
>>>

Close
Escape
X

Q: qNum of last_q     Q ID: Question ID         Score: num correct/num attempts         Date Done    

 

Submit
Enter

 

Question Text

image url

 


Help Link

Add     Delete     Clone     Edit     Hardness

Help Text
Debug


 

 

 

Contact, Copyright, Cookies and Legalities: C Neil Bauers - reviseOmatic V4 - © 2016/17

Hosted at linode.com - London