View Index by Level
RANDOM PAGE

SITE SEARCH

LOG
IN

SIGN UP

HELP

Down Counter


This is the AQA version closing after June 2019. Visit the the version for Eduqas instead.

To gain access to revision questions, please sign up and log in.

AS A2

The clock inputs come from the preceding Q instead of Q.

D Type Flip Flop Down Counter Circuit Diagram

 

Up or Down Counter

The XOR gates act either as a buffer or a NOT gate depending on the input control signal.

If the control input is low, NOT Q is connected to the next clock input.
If the control signal is high, the NOT Q signal is inverted making it the same as Q so the counter counts down instead of up.

Up OR Down Counter

 

 

 

reviseOmatic V3     Contacts, ©, Cookies, Data Protection and Disclaimers Hosted at linode.com, London