Site Logo Home
 
rOm
Quest
Glossary
 
Random
Page
Search
Site
Lush
Sim
Class
Subject
Images
 
Help
FAQ
Sign
Up
Log
In
GCSE     Sequential Logic     BCD Counting     D Type Flip Flop     D Type Latch     Decade Counter     Sequencer     >Up Counter<    

Sequential Logic Up Counter


Site for Eduqas/WJEC - Go to the AQA site.

  GCSE    Sequential Logic  0 of 32    Question 1292    4017 Counter 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set1 of 32    Question 1305    4017 Counter 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set2 of 32    Question 1312    4017 Counter 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set3 of 32    Question 1313    4017 Counter 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set4 of 32    Question 1314    4017 Counter 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set5 of 32    Question 1315    4017 Counter 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set6 of 32    Question 1316    4017 Counter 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set7 of 32    Question 1317    4017 Counter 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set8 of 32    Question 1318    4017 Counter 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set9 of 32    Question 1319    4017 Counter 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set10 of 32    Question 1320    4017 Counter 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set11 of 32    Question 1321    4017 Counter 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set12 of 32    Question 1322    4017 Counter 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set13 of 32    Question 1323    4017 Counter 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set14 of 32    Question 1324    4017 Counter 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set15 of 32    Question 1325    4017 Counter 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set16 of 32    Question 1254    4017 Counter 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set17 of 32    Question 1255    4017 Counter 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set18 of 32    Question 1256    4017 Counter 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set19 of 32    Question 1257    4017 Counter 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set20 of 32    Question 538    D Type Flip Flop 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set21 of 32    Question 540    D Type Flip Flop 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set22 of 32    Question 552    D Type Flip Flop 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set23 of 32    Question 554    D Type Flip Flop 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set24 of 32    Question 536    D Type Flip Flop Basics 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set25 of 32    Question 537    D Type Flip Flop Counters 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set26 of 32    Question 544    D Type Flip Flop Counters 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set27 of 32    Question 539    D Type Flip Flop Uses 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set28 of 32    Question 547    D Type Flip Flop Uses 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set29 of 32    Question 548    D Type Flip Flop Uses 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set30 of 32    Question 668    D Type Flip Flop Uses 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set31 of 32    Question 1300    D Type Flop FLop 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set32 of 32    Question 988    Sequential Logic 
Score 0/0 
Not attempted  
Last Answer  
Deadline not set  Questions 0 to 32   -->  View All  

On the rising edge of the clock pulse, the input (D) is copied to the output (Q).
Since Q is connected to D, the output is inverted on the rising edge.

A ripple counter is an asynchronous counter where only the first flip-flop is clocked by an external pulse.
All subsequent flip-flops are clocked by the output of the preceding flip-flop.
The counter output might be momentarily wrong until the clock pulse has reached every the flip-flop.
This takes about 20 nanoseconds per flip-flop.

A One Bit Counter using a D Type Flip Flop

In decimal this counts 0 1 0 1 0 1 and in binary, it's the same.

D Type Flip Flop One Bit Counter

View counter in the Lushprojects Simulator.

A Two Bit Counter using Two D Type Flip Flops

In decimal, this counter counts 0 1 2 3 0 1 2 3 0 1 2 3 and in binary, 00 01 10 11 00 01 10 11 00 01 10 11 00 01 10 11 .

D Type Flip Flop Two Bit Counter

View counter in the Lushprojects Simulator.

Frequency Divider

On the rising edge of the clock pulse, D is copied to Q.
Since NOT Q is connected to D, the data is inverted on each rising edge.
This has the effect of dividing the frequency by two.

D Type Flip Flop Counter 1

Switch Debounce and a One Bit Counter - Build This

The two NAND gates are connected as a Bistable Flip Flop. This is used to debounce the switch pulses. The 4013 D Type Flip Flop is wired as a one bit binary counter. Each time the Bistable LED comes on (the rising edge), the counter LED changes state. This counter counts 0, 1, 0, 1, Etc.

D Type Flip Flop Divide by Two

This is a slightly odd circuit because two different families of logic chips are being used.

Debounce and Counter Circuit Photo

A Two Bit Counter - Build this if you have time.

Two Bit Counter

Subject Name     Level     Topic Name     Question Heading     First Name Last Name Class ID     User ID    

fff
Home
<<<
ppw
Pg Up
<<
ppp
Up
<
|||

>|<
nnn
Down
>
nnw
Pg Down
>>
lll
End
>>>

Close
Escape
X

Q: qNum of last_q     Q ID: Question ID         Score: num correct/num attempts         Date Done    

 

Submit
Enter

 

Question Text

image url

 


Help Link

Add     Delete     Clone     Edit     Hardness

Help Text
Debug


 

 

 

Contact, Copyright, Cookies and Legalities: C Neil Bauers - reviseOmatic V4 - © 2016/17

Hosted at linode.com - London